summaryrefslogtreecommitdiff
path: root/src/mainboard/google/volteer/variants/eldrid
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2021-07-11 02:48:06 +0200
committerMichael Niewöhner <foss@mniewoehner.de>2021-07-17 00:10:21 +0000
commitf7100eb1c9b6da9a3f8684e543e0a52246a7adfc (patch)
tree3d2d82f62916cd1d4821a8fcbd9323af06e88b09 /src/mainboard/google/volteer/variants/eldrid
parent5f235b0a3f3d12abd3556d593b352babe022ce32 (diff)
mb/google/volteer: Deduplicate lockdown config
The setting `chipset_lockdown` has the same configuration for all variants and they also match with the baseboard configuration. Thus, remove it from the variant overridetrees. Built google/delbin with `BUILD_TIMELESS=1` and coreboot.rom remains the same. Change-Id: I597e4487e7a0e1848d2a2f2c8f8ebd552994aac2 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56199 Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/volteer/variants/eldrid')
-rw-r--r--src/mainboard/google/volteer/variants/eldrid/overridetree.cb2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/mainboard/google/volteer/variants/eldrid/overridetree.cb b/src/mainboard/google/volteer/variants/eldrid/overridetree.cb
index f64370af57..f357f0da6f 100644
--- a/src/mainboard/google/volteer/variants/eldrid/overridetree.cb
+++ b/src/mainboard/google/volteer/variants/eldrid/overridetree.cb
@@ -20,7 +20,6 @@ chip soc/intel/tigerlake
#+-------------------+---------------------------+
#| Field | Value |
#+-------------------+---------------------------+
- #| chipset_lockdown | CHIPSET_LOCKDOWN_COREBOOT |
#| GSPI0 | cr50 TPM. Early init is |
#| | required to set up a BAR |
#| | for TPM communication |
@@ -33,7 +32,6 @@ chip soc/intel/tigerlake
#| I2C5 | Trackpad |
#+-------------------+---------------------------+
register "common_soc_config" = "{
- .chipset_lockdown = CHIPSET_LOCKDOWN_COREBOOT,
.gspi[0] = {
.speed_mhz = 1,
.early_init = 1,