summaryrefslogtreecommitdiff
path: root/src/mainboard/google/volteer/variants/baseboard
diff options
context:
space:
mode:
authorBrandon Breitenstein <brandon.breitenstein@intel.com>2020-08-10 15:02:41 -0700
committerPatrick Georgi <pgeorgi@google.com>2020-08-17 07:11:02 +0000
commit1df3b70c6a2eeb922bae96991f0a93e43e7e9721 (patch)
tree0999abd0ddc94673ce8c09d4f5ee11c233b2e95e /src/mainboard/google/volteer/variants/baseboard
parentad8cf6209f48cd63344f0bd92db65c6151900159 (diff)
mb/google/volteer: Make devicetree default as Aux Orientation retimer controlled
With new board designs being introduced it does not make sense for the default devicetree setting to be retimer disabled on port 0 for Aux Orientation. Change the default to be Aux Orintation retimer controlled on all ports and move the SOC controlled overrides to the corresponding overridetree files. BUG=NONE BRANCH=NONE TEST=Built image for delbin and verified that port 0 flip is working. Change-Id: I5ff59493472db096c027d223f2fd61545dc935e2 Signed-off-by: Brandon Breitenstein <brandon.breitenstein@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44358 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Caveh Jalali <caveh@chromium.org> Reviewed-by: David Wu <david_wu@quanta.corp-partner.google.com>
Diffstat (limited to 'src/mainboard/google/volteer/variants/baseboard')
-rw-r--r--src/mainboard/google/volteer/variants/baseboard/devicetree.cb6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/mainboard/google/volteer/variants/baseboard/devicetree.cb b/src/mainboard/google/volteer/variants/baseboard/devicetree.cb
index 57ab9e42c5..ffae2f0f9e 100644
--- a/src/mainboard/google/volteer/variants/baseboard/devicetree.cb
+++ b/src/mainboard/google/volteer/variants/baseboard/devicetree.cb
@@ -160,9 +160,9 @@ chip soc/intel/tigerlake
# TCSS USB3
register "TcssXhciEn" = "1"
- register "TcssAuxOri" = "1"
- register "IomTypeCPortPadCfg[0]" = "0x090E000A"
- register "IomTypeCPortPadCfg[1]" = "0x090E000D"
+ register "TcssAuxOri" = "0"
+ register "IomTypeCPortPadCfg[0]" = "0x09000000"
+ register "IomTypeCPortPadCfg[1]" = "0x09000000"
register "IomTypeCPortPadCfg[2]" = "0x09000000"
register "IomTypeCPortPadCfg[3]" = "0x09000000"
register "IomTypeCPortPadCfg[4]" = "0x09000000"