summaryrefslogtreecommitdiff
path: root/src/mainboard/google/veyron
diff options
context:
space:
mode:
authorJamie Ryu <jamie.m.ryu@intel.com>2020-06-24 15:55:10 -0700
committerPatrick Georgi <pgeorgi@google.com>2020-07-12 19:30:55 +0000
commitef079c86ea3c24dd30d1bbad2e446632ec1c0104 (patch)
tree115c2e656b523d194162f7bc07eb334a5e8fccbc /src/mainboard/google/veyron
parent6aedba2f134b8154a342248deae49bc37fc234ce (diff)
mb/intel/tglrvp: Enable CpuReplacementCheck
Enable CpuReplacementCheck for TGLRVP with a CPU socket. Test=build and verified with tglrvp Change-Id: I75b4a4609c172c341087077228e23c6d31a9e7e1 Signed-off-by: Jamie Ryu <jamie.m.ryu@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42789 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com>
Diffstat (limited to 'src/mainboard/google/veyron')
0 files changed, 0 insertions, 0 deletions