diff options
| author | Furquan Shaikh <furquan@chromium.org> | 2016-11-01 21:33:12 -0700 |
|---|---|---|
| committer | Furquan Shaikh <furquan@google.com> | 2016-11-03 05:36:03 +0100 |
| commit | d36ed272b2d2d082889a7f21414904badc2c2936 (patch) | |
| tree | d6fc3c7b11b348b02ad91309e41403d767c35a69 /src/mainboard/google/purin | |
| parent | 6372a0eef14dd97f2743d7d1820e2446cc997bd2 (diff) | |
soc/intel/apollolake: Implement SPI flash status register read
This was a dummy implementation until now which returned -1 always. Add
support for reading SPI flash status register (srp0).
BUG=chrome-os-partner:59267
BRANCH=None
TEST=Verified by enabling and disabling write-protect on reef that the
value of SRP0 changes accordingly in status register read.
Change-Id: Ib1349605dd87c4a087e416f52a8256b1eaac4f4c
Signed-off-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-on: https://review.coreboot.org/17205
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/mainboard/google/purin')
0 files changed, 0 insertions, 0 deletions