summaryrefslogtreecommitdiff
path: root/src/mainboard/google/nyan_blaze
diff options
context:
space:
mode:
authorMario Scheithauer <mario.scheithauer@siemens.com>2023-09-01 07:54:20 +0200
committerMartin L Roth <gaumless@gmail.com>2023-09-02 16:25:30 +0000
commita52d38b637d08334cd5cf4e11750f2cf9d3dd849 (patch)
treee354a16030fc0cdfcd54d6543b74cd3f1589e2e9 /src/mainboard/google/nyan_blaze
parentfd6908a748ad00aa6557e08309b9aad9abcdceb2 (diff)
mb/siemens/mc_apl2: Set Full Reset Bit into Reset Control Register
With the introduction of a new Linux version a problem has appeared after a software initiated reset via CF9h register. The problem manifests itself in the fact that the Linux kernel does not start after the reboot. The problem is solved by setting bit 3 to 1 in Reset Control Register (I/O port CF9h). This leads to the fact that the PCH will drive SLP_S3 active low in the reset sequence. It leads to the same behavior as in commit 04ea73ee78bc ("siemens/mc_apl3: Set Full Reset Bit into Reset Control Register") explained. Change-Id: Ibc6d538c939e38732f42995d5ec6c8b61f979a6a Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/77603 Reviewed-by: Werner Zeh <werner.zeh@siemens.com> Reviewed-by: Jan Samek <jan.samek@siemens.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/nyan_blaze')
0 files changed, 0 insertions, 0 deletions