summaryrefslogtreecommitdiff
path: root/src/mainboard/google/drallion/chromeos.c
diff options
context:
space:
mode:
authorEric Lai <ericr_lai@compal.corp-partner.google.com>2020-10-28 11:46:02 +0800
committerTim Wawrzynczak <twawrzynczak@chromium.org>2020-10-30 20:20:47 +0000
commitb3e9aaf62b5608781bf59e282ec220cb4424d152 (patch)
tree1e4bbe9151e337da7c73a36d1e621175b7daf60f /src/mainboard/google/drallion/chromeos.c
parent70907b00e6b16f7bf6407c3f58a06473209a1843 (diff)
mb/google/octopus/var/fleex: Disable XHCI LFPS power management by sku
LTE module Fibocom L850-GL is lost after idle overnight, with this workaround, host will not initiate U3 wakeup at the same time with device, which will avoid the race condition. If this option is set in the devicetree, the bits[7:4] in XHCI MMIO BAR + offset 0x80A4 (PMCTRL_REG) will be updated from default 9 to 0. BUG=b:169645448 BRANCH=octopus TEST=build coreboot with DisableXhciLfpsPM being set to 1 and flash the image to the device. Run following command to check if bits[7:4] is set 0: >iotools mmio_read32 "XHCI MMIO BAR + 0x80A4" Signed-off-by: Eric Lai <ericr_lai@compal.corp-partner.google.com> Change-Id: I3a04320b0e2441dce540a5afdc461f12de45c41b Reviewed-on: https://review.coreboot.org/c/coreboot/+/46868 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marco Chen <marcochen@google.com>
Diffstat (limited to 'src/mainboard/google/drallion/chromeos.c')
0 files changed, 0 insertions, 0 deletions