diff options
| author | John Zhao <john.zhao@intel.com> | 2020-08-18 22:32:47 -0700 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2020-08-21 07:52:39 +0000 |
| commit | 3af09bb16f19af2f455e592520cd7a3272391f9a (patch) | |
| tree | 11a4c40663f159a5c63678d9a004839dd7d223d2 /src/mainboard/google/cyan | |
| parent | b728e2ccbc3e0523b01658df58cf9bcb91d7d173 (diff) | |
mb/intel/tglrvp: Disable TBT_PCIE3 for UP4
Tiger Lake External Design Specification (Document #575683) states UP4
TBT_PCIE3 is not applicable. Disable TC3 for UP4.
BUG=None
Test=Built UP4 image successfully.
Signed-off-by: John Zhao <john.zhao@intel.com>
Change-Id: Icff8fccf9ac29c315c2a4dd08a3ec8a8efe9c453
Reviewed-on: https://review.coreboot.org/c/coreboot/+/44572
Reviewed-by: Caveh Jalali <caveh@chromium.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/cyan')
0 files changed, 0 insertions, 0 deletions