summaryrefslogtreecommitdiff
path: root/src/mainboard/amd
diff options
context:
space:
mode:
authorMartin Roth <martinroth@google.com>2017-10-16 14:55:53 -0600
committerMartin Roth <martinroth@google.com>2017-10-20 17:48:49 +0000
commit7eb363c505f26aa8cc0a30f5b6c0229ca8914489 (patch)
tree1ccd715725f4160b5e2cb546af6581d6298233dd /src/mainboard/amd
parentc450fbe909e7ed1bc8309ace60ad45fc65a208e1 (diff)
Stoney Ridge Platforms: cast AGESA tables to void *
In the original AGESA headers, these tables are not defined as const. Cast them to void * so that they'll work with either version of the headers. BUG=b:64766233 TEST=Build in cros tree and upstream coreboot, with old headers and updated headers. Change-Id: I75387b57caf5a3c6c25655120aafd942254b5c73 Signed-off-by: Martin Roth <martinroth@google.com> Reviewed-on: https://review.coreboot.org/22059 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/amd')
-rw-r--r--src/mainboard/amd/gardenia/bootblock/BiosCallOuts.c2
-rw-r--r--src/mainboard/amd/gardenia/bootblock/OemCustomize.c6
2 files changed, 4 insertions, 4 deletions
diff --git a/src/mainboard/amd/gardenia/bootblock/BiosCallOuts.c b/src/mainboard/amd/gardenia/bootblock/BiosCallOuts.c
index 6aebe4f988..8ab4240c16 100644
--- a/src/mainboard/amd/gardenia/bootblock/BiosCallOuts.c
+++ b/src/mainboard/amd/gardenia/bootblock/BiosCallOuts.c
@@ -47,5 +47,5 @@ static const GPIO_CONTROL oem_gardenia_gpio[] = {
void platform_FchParams_reset(FCH_RESET_DATA_BLOCK *FchParams_reset)
{
- FchParams_reset->EarlyOemGpioTable = oem_gardenia_gpio;
+ FchParams_reset->EarlyOemGpioTable = (void *)oem_gardenia_gpio;
}
diff --git a/src/mainboard/amd/gardenia/bootblock/OemCustomize.c b/src/mainboard/amd/gardenia/bootblock/OemCustomize.c
index 52148fdf0e..53b4a6ca04 100644
--- a/src/mainboard/amd/gardenia/bootblock/OemCustomize.c
+++ b/src/mainboard/amd/gardenia/bootblock/OemCustomize.c
@@ -102,8 +102,8 @@ static const PCIe_DDI_DESCRIPTOR DdiList[] = {
static const PCIe_COMPLEX_DESCRIPTOR PcieComplex = {
.Flags = DESCRIPTOR_TERMINATE_LIST,
.SocketId = 0,
- .PciePortList = PortList,
- .DdiLinkList = DdiList
+ .PciePortList = (void *)PortList,
+ .DdiLinkList = (void *)DdiList
};
static const UINT32 AzaliaCodecAlc286Table[] = {
@@ -150,7 +150,7 @@ static CONST CODEC_VERB_TABLE_LIST CodecTableList[] = {
/*---------------------------------------------------------------------------*/
VOID OemCustomizeInitEarly(IN OUT AMD_EARLY_PARAMS *InitEarly)
{
- InitEarly->GnbConfig.PcieComplexList = &PcieComplex;
+ InitEarly->GnbConfig.PcieComplexList = (void *)&PcieComplex;
InitEarly->PlatformConfig.AzaliaCodecVerbTable =
(uint64_t)(uintptr_t)CodecTableList;
}