summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/gardenia/devicetree.cb
diff options
context:
space:
mode:
authorJeremy Compostella <jeremy.compostella@intel.com>2022-06-10 17:11:49 -0700
committerFelix Held <felix-coreboot@felixheld.de>2022-07-14 23:12:14 +0000
commit1dc080fc1d812628b80529441c52a5ee571340ed (patch)
treedc13a4d72a32e1184e507a8f7b293c725636a07f /src/mainboard/amd/gardenia/devicetree.cb
parent188ed2b6911abff9b96b293301179621a0e018f0 (diff)
soc/intel/common: Introduce SOC_INTEL_COMPLIANCE_TEST_MODE
This config can be used to make coreboot configure the hardware to meet compliance tests requirements. SoCs which support compliance testing features should set the SOC_INTEL_SUPPORTS_COMPLIANCE_TEST_MODE flag. BUG=b:235863379 TEST=Successful compilation Signed-off-by: Jeremy Compostella <jeremy.compostella@intel.com> Change-Id: Iec760ae89e2b892ef45e6750e823ab5a8609d0fa Reviewed-on: https://review.coreboot.org/c/coreboot/+/65091 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/mainboard/amd/gardenia/devicetree.cb')
0 files changed, 0 insertions, 0 deletions