summaryrefslogtreecommitdiff
path: root/src/lib/memchr.c
diff options
context:
space:
mode:
authorRob Barnes <robbarnes@google.com>2021-08-31 15:42:20 -0600
committerFelix Held <felix-coreboot@felixheld.de>2021-09-13 13:47:31 +0000
commit4c66daaadd885c7dcd7700764102208e713c7609 (patch)
tree78b0658e372f3538b60850c07c8c29f7cfcc0337 /src/lib/memchr.c
parent845488d232c878de0e69a83682f66c99ce4bb3d1 (diff)
device/dram: Add addtional LPDDR4 speed grades
Add additonal LPDDR4 speed grades. This is needed because the limited set has casued confusion when the reported speed did not match expectations. There does not seem to be a definitive list of LPDDR4 speed grades, so this list is derieved from JEDEC 209-4C and a survey of commonly used LPDDR4 speed grades. BUG=b:194184950 TEST=Boot, dmidecode -t 17 reports correct speed BRANCH=None Change-Id: Ie7706fd4ad5a7df68c07b8ca43261429ba140c61 Signed-off-by: Rob Barnes <robbarnes@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/57294 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Nikolai Vyssotski <nikolai.vyssotski@amd.corp-partner.google.com>
Diffstat (limited to 'src/lib/memchr.c')
0 files changed, 0 insertions, 0 deletions