summaryrefslogtreecommitdiff
path: root/src/include
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@gmail.com>2022-02-13 18:23:37 -0600
committerFelix Held <felix-coreboot@felixheld.de>2022-02-15 16:17:56 +0000
commit7c2f57a4c7aee8ed63001d5db686917d17cf82f6 (patch)
tree66ee151515f106287d3c2b7e24115dee1caa8db0 /src/include
parent81d3cdeab2bfeaeaa93fa9228886e7f58ac03e24 (diff)
soc/intel/cnl: Enable CSE FW sync for CSE LITE SKU
Boards based on google/puff baseboard (hatch variant) use CSE LITE, which utilizes RO and RW firmware. If the CSE does not switch to the RW firmware, the HECI1 interface is disabled, and dependent drivers (like SOF audio firmware) fail to load. Use the same logic as other platforms utilizing CSE LITE (eg, TGL/JSL) to check if an ME RW firmware update is available, and if not jump to the onboard RW firmware. Test: built/boot Manjaro 21.x on google/wyvern, verify CSE RW firmware loaded via cbmem console, HECI1 interface is present vis lspci, and the SOF DSP firmware is correctly loaded via dmesg. Change-Id: I0ae21adde4a64bbcc5fa4fb144436a0430e92280 Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/61909 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@mailbox.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/include')
0 files changed, 0 insertions, 0 deletions