summaryrefslogtreecommitdiff
path: root/src/include/spi_flash.h
diff options
context:
space:
mode:
authorren kuo <ren.kuo@quantatw.com>2018-05-10 19:30:33 +0800
committerPatrick Georgi <pgeorgi@google.com>2018-05-11 13:01:38 +0000
commitf064c75ae20286e7d0cca341bb1b1918af4cf2a4 (patch)
tree2bd731a0fbae7f7cc9025a07f3caf1f5833a8df5 /src/include/spi_flash.h
parent88c9d98b64a47a1ef6385e1a90647918b893963c (diff)
mainboard/google/coral: Override VBT selection for epaulette
Current VBT setting for T8 is only 1ms which is under Innolux N116BCA-EA1 panel's spec. Modify T8 to 100ms. (Innolux's panel's spec requires T8 needs to be greater than 80ms BUG=b:78541692 BRANCH=master TEST=emerge-coral depthcharge coreboot chromeos-bootimage Run on DUT and check panel sequence meets spec. Change-Id: I5f9103aca7871095a828a74cd6a97e1951adb81f Signed-off-by: Ren Kuo <Ren.Kuo@quantatw.com> Reviewed-on: https://review.coreboot.org/26214 Reviewed-by: Ren Kuo <ren.kuo@quantatw.com> Reviewed-by: Patrick Georgi <pgeorgi@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/include/spi_flash.h')
0 files changed, 0 insertions, 0 deletions