diff options
author | Angel Pons <th3fanbus@gmail.com> | 2021-02-19 18:56:54 +0100 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2021-03-03 09:00:32 +0000 |
commit | 6d9af0ce6e340e73f3189bfc1091711892754371 (patch) | |
tree | 010a2f66ecdeb3d31e3a60275a923a1368007280 /src/include/spd_cache.h | |
parent | 8eb3a342d1bbb2bc26fda98683a03574bef098f9 (diff) |
soc/intel: Backport SMRR locking support
Backport commit 0cded1f116 (soc/intel/tigerlake: Add SMRR Locking
support) to other client platforms. The SMRR MSRs are core-scoped on
Skylake and Ice Lake, at least. Older platforms do not support SMRR
locking, but now there's seven copies of the same file in the tree. A
follow-up will deduplicate smmrelocate.c files into common CPU code.
I cannot test Jasper Lake nor Elkhart Lake, but they should still work.
As per documentation I do not have access to, Elkhart Lake seems to
support SMRR locking. However, Jasper Lake documentation is unclear.
Tested on Purism Librem Mini v1 (WHL-U i7-8565U), still boots and SMRR
MSRs have the same value on all cores/threads (i7-8565U supports HT).
Change-Id: Icbee0985b04418e83cbf41b81f00934f5a663e30
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/50936
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/include/spd_cache.h')
0 files changed, 0 insertions, 0 deletions