diff options
author | Duncan Laurie <dlaurie@chromium.org> | 2014-08-29 15:32:55 -0700 |
---|---|---|
committer | Marc Jones <marc.jones@se-eng.com> | 2015-03-31 20:21:43 +0200 |
commit | bf5407cd4985119cd682ded72e9e634496d48201 (patch) | |
tree | 70ee4b82eb3532826652acbe996eed496e5b11e1 /src/include/pc80/vga.h | |
parent | 6e76fff96961264e8c7213142966de6589092291 (diff) |
chromeec: Clear post code before reboot to RO
When doing an EC requested reboot to RO mode clear the
saved post code in order to prevent confusing events in
the log where the system is rebooted intentionally.
BUG=chrome-os-partner:28234
BRANCH=none
TEST=build and boot on samus, run FAFT, check for odd
eventlog entries about last post code 0x31 when it is
rebooted during samus romstage entry point.
Original-Change-Id: I8bedc611712424bf1044cdca1972e34ffdd51abd
Original-Signed-off-by: Duncan Laurie <dlaurie@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/215681
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
(cherry picked from commit e32d7a7e54e7006b84509dbc2bfe9b4b022eba71)
Signed-off-by: Marc Jones <marc.jones@se-eng.com>
Change-Id: Iad816669fb4054260f995f6f0bfb140121aaddff
Reviewed-on: http://review.coreboot.org/9176
Tested-by: build bot (Jenkins)
Reviewed-by: Duncan Laurie <dlaurie@google.com>
Diffstat (limited to 'src/include/pc80/vga.h')
0 files changed, 0 insertions, 0 deletions