diff options
author | York Yang <york.yang@intel.com> | 2014-11-25 15:54:08 -0700 |
---|---|---|
committer | Martin Roth <gaumless@gmail.com> | 2014-11-29 22:57:50 +0100 |
commit | 4a91f6443121396b2339b06831249453055e3e24 (patch) | |
tree | d7d0fa0260aabe9b298adec0ed8c1f99425f8dd4 /src/include/cpu/cpu.h | |
parent | 5f19eb6f402e3fa5c095d275f6483cf61edfb59b (diff) |
mainboard/intel/minnowmax: use Baytrail Gold3 FSP
Baytrail Gold3 FSP support memory down configuration. Update Minnow Max
to use Gold3 FSP. Set memory down data in devicetree.cb, instead of use
different FSP image.
Change-Id: Ic03da2d2a1cee5144b9a013d3dd9f982ff043123
Signed-off-by: York Yang <york.yang@intel.com>
Reviewed-on: http://review.coreboot.org/7581
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Reviewed-by: Martin Roth <gaumless@gmail.com>
Diffstat (limited to 'src/include/cpu/cpu.h')
0 files changed, 0 insertions, 0 deletions