aboutsummaryrefslogtreecommitdiff
path: root/src/drivers/mipi/panel-VIS_RM69299.c
diff options
context:
space:
mode:
authorJulius Werner <jwerner@chromium.org>2021-08-24 16:03:57 -0700
committerFelix Held <felix-coreboot@felixheld.de>2021-08-26 15:18:45 +0000
commit5ff1808f20a70912796b274c03cec3d91ddf890a (patch)
tree5b8207fc81eca4b6c1dddf478ad47a8537a0a2e6 /src/drivers/mipi/panel-VIS_RM69299.c
parent7d41491e76eea186fe0e734e50fdb827e877e0ad (diff)
device/mipi: Move to drivers/mipi
Sounds like we prefer to have this under drivers/ instead of device/. Also move all MIPI-related headers out from device/ into their own directory. Signed-off-by: Julius Werner <jwerner@chromium.org> Change-Id: Ib3e66954b8f0cf85b28d8d186b09d7846707559d Reviewed-on: https://review.coreboot.org/c/coreboot/+/57128 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Hung-Te Lin <hungte@chromium.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/drivers/mipi/panel-VIS_RM69299.c')
-rw-r--r--src/drivers/mipi/panel-VIS_RM69299.c33
1 files changed, 33 insertions, 0 deletions
diff --git a/src/drivers/mipi/panel-VIS_RM69299.c b/src/drivers/mipi/panel-VIS_RM69299.c
new file mode 100644
index 0000000000..aff2a99c38
--- /dev/null
+++ b/src/drivers/mipi/panel-VIS_RM69299.c
@@ -0,0 +1,33 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#include <mipi/panel.h>
+
+struct panel_serializable_data VIS_RM69299 = {
+ .edid = {
+ .ascii_string = "RM69299",
+ .manufacturer_name = "RM",
+ .panel_bits_per_color = 8,
+ .panel_bits_per_pixel = 24,
+ .mode = {
+ .pixel_clock = 158695,
+ .lvds_dual_channel = 0,
+ .refresh = 60,
+ .ha = 1080, .hbl = 64, .hso = 26, .hspw = 2,
+ .va = 2248, .vbl = 64, .vso = 56, .vspw = 4,
+ .phsync = '-', .pvsync = '-',
+ .x_mm = 74, .y_mm = 131,
+ },
+ },
+ .orientation = LB_FB_ORIENTATION_NORMAL,
+ .init = {
+ PANEL_DCS(0xFE, 0x00, 0x15, 0x80),
+ PANEL_DCS(0xc2, 0x08, 0x15, 0x80),
+ PANEL_DCS(0x35, 0x00, 0x15, 0x80),
+ PANEL_DCS(0x51, 0xff, 0x15, 0x80),
+ PANEL_DCS(0x11, 0x00, 0x05, 0x80),
+ PANEL_DELAY(150),
+ PANEL_DCS(0x29, 0x00, 0x05, 0x80),
+ PANEL_DELAY(50),
+ PANEL_END,
+ },
+};