summaryrefslogtreecommitdiff
path: root/src/devices
diff options
context:
space:
mode:
authorMyles Watson <mylesgw@gmail.com>2009-08-21 14:59:14 +0000
committerMyles Watson <mylesgw@gmail.com>2009-08-21 14:59:14 +0000
commit0b028a450f4f966541c3de243f8063cbcd3e7bd2 (patch)
treeb643df31176a8aba062aae097782deac63f266c9 /src/devices
parentd82e12858f34770a38dc93136f686ebab0e971ed (diff)
Trivial spelling corrections.
Signed-off-by: Myles Watson <mylesgw@gmail.com> Acked-by: Myles Watson <mylesgw@gmail.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4560 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/devices')
-rw-r--r--src/devices/pci_device.c8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/devices/pci_device.c b/src/devices/pci_device.c
index c872b01c38..e45b1ecf67 100644
--- a/src/devices/pci_device.c
+++ b/src/devices/pci_device.c
@@ -747,7 +747,7 @@ static struct device_operations *get_pci_bridge_ops(device_t dev)
#if CONFIG_PCIX_PLUGIN_SUPPORT == 1
pos = pci_find_capability(dev, PCI_CAP_ID_PCIX);
if (pos) {
- printk_debug("%s subbordinate bus PCI-X\n", dev_path(dev));
+ printk_debug("%s subordinate bus PCI-X\n", dev_path(dev));
return &default_pcix_ops_bus;
}
#endif
@@ -761,7 +761,7 @@ static struct device_operations *get_pci_bridge_ops(device_t dev)
flags = pci_read_config16(dev, pos + PCI_CAP_FLAGS);
if ((flags >> 13) == 1) {
/* Host or Secondary Interface */
- printk_debug("%s subbordinate bus Hypertransport\n",
+ printk_debug("%s subordinate bus Hypertransport\n",
dev_path(dev));
return &default_ht_ops_bus;
}
@@ -776,11 +776,11 @@ static struct device_operations *get_pci_bridge_ops(device_t dev)
case PCI_EXP_TYPE_ROOT_PORT:
case PCI_EXP_TYPE_UPSTREAM:
case PCI_EXP_TYPE_DOWNSTREAM:
- printk_debug("%s subbordinate bus PCI Express\n",
+ printk_debug("%s subordinate bus PCI Express\n",
dev_path(dev));
return &default_pciexp_ops_bus;
case PCI_EXP_TYPE_PCI_BRIDGE:
- printk_debug("%s subbordinate PCI\n", dev_path(dev));
+ printk_debug("%s subordinate PCI\n", dev_path(dev));
return &default_pci_ops_bus;
default:
break;