summaryrefslogtreecommitdiff
path: root/src/devices/hypertransport.c
diff options
context:
space:
mode:
authorSebastian Andrzej Siewior <bigeasy@linutronix.de>2012-10-26 19:00:22 +0200
committerStefan Reinauer <stefan.reinauer@coreboot.org>2012-10-26 21:54:42 +0200
commit66fa9e2865dc68fd3d89714138c8e0d27ff16819 (patch)
tree424a8dce999a2a756313d0ef7bc1290319320d61 /src/devices/hypertransport.c
parentcd02793dffe147030e78a9f609611f7615dda3a6 (diff)
northbridge/sch: don't overwrite hightables with GPU / TSEG memory
Without this, the hightables are placed just before the end of memory. However we might have the GPU memory located at the exact same spot, that is in the last 4 MiB. So without this patch, this area won't remain marked as "CONFIGURATION TABLES" within coreboot's memory table but becomes "RESERVED" because it is part of the PCI(2,0) device. Change-Id: Ibd111c167c2f6ac03b0ba68581a74ecbd2c9c160 Signed-off-by: Sebastian Andrzej Siewior <bigeasy@linutronix.de> Reviewed-on: http://review.coreboot.org/1627 Reviewed-by: Patrick Georgi <patrick@georgi-clan.de> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/devices/hypertransport.c')
0 files changed, 0 insertions, 0 deletions