summaryrefslogtreecommitdiff
path: root/src/cpu/x86
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2013-02-08 22:18:04 -0600
committerRonald G. Minnich <rminnich@gmail.com>2013-03-18 20:50:45 +0100
commit7492ec1ca62efee1f244d8306b03ed3d74ac2e53 (patch)
tree9748ad946aae129e78c7b7b43b9f221ce63510e7 /src/cpu/x86
parent2ad1dbaf2a2dfe373ff89927202acc01e36c7cd4 (diff)
haswell: add romstage_after_car() function
There are changes coming to perform more complex tasks after cache-as-ram has been torn down but before ramstage is loaded. Therefore, add the romstage_after_car() function to call after cache-as-ram is torn down. Its responsibility is for loading the ramstage and any other complex tasks. For example, the saving of OS-controlled memory in the resume path has now been moved into C instead of assembly. Change-Id: Ie0c229cf83a9271c8995b31c534c8e5a696b164e Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/2757 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/cpu/x86')
0 files changed, 0 insertions, 0 deletions