summaryrefslogtreecommitdiff
path: root/src/cpu/x86/cache
diff options
context:
space:
mode:
authorPatrick Rudolph <patrick.rudolph@9elements.com>2019-12-10 14:53:00 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-12-17 13:05:49 +0000
commita4e9395979b73182fa2b944271e4436c812f4e91 (patch)
tree6069419b751878db39331fbc0ab89ae0087fe525 /src/cpu/x86/cache
parent021462bb263040470c619c1360a44cd747bf86e8 (diff)
superio/aspeed/ast2400: Add AST2500 support
The AST2500 is similar to the AST2400, but it also supports ESPI mode. In ESPI mode the IRQ level must be 0 and UART3/UART4 aren't usable. Change-Id: Iea45740427ad56656040e6342f5316ec9d38122f Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37641 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Frans Hendriks <fhendriks@eltan.com> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/cpu/x86/cache')
0 files changed, 0 insertions, 0 deletions