summaryrefslogtreecommitdiff
path: root/src/cpu/via
diff options
context:
space:
mode:
authorJett Rink <jettrink@chromium.org>2019-05-10 09:12:02 -0600
committerPatrick Georgi <pgeorgi@google.com>2019-05-13 09:16:43 +0000
commitf2d173a554b82b731fceeecd00095f6c6433c7ba (patch)
tree56e68b73d3ab63411ae2ff673ae1680b1440955d /src/cpu/via
parentac6bf7dc1259ae09dfbd123dc6dee1400b26c801 (diff)
mb/google/sarien: config ISH_GP6 with NF2
A12 is not current set for ISH_GP6 so the ISH_LID_CL#_TAB signal is not making it to the ISH properly. Enable the second native function instead of the first. BRANCH=none BUG=b:131785573 TEST=gpioget on ISH now shows the correct gpio level Change-Id: Ib3a654ae659037263aa9aa29d45b42ca67b7955b Signed-off-by: Jett Rink <jettrink@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32738 Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu/via')
0 files changed, 0 insertions, 0 deletions