summaryrefslogtreecommitdiff
path: root/src/cpu/ti
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@google.com>2016-05-06 09:50:35 -0700
committerFurquan Shaikh <furquan@google.com>2016-05-09 19:10:00 +0200
commit12a8aba4189d1f628a481942b08275503837dd88 (patch)
treef0727b6e60aa46de073b694b1b57a9266bebbf38 /src/cpu/ti
parent6ec72c9b4f4a903d9a451bc17629e679399aa9ee (diff)
soc/intel/apollolake: Select no stage caching for resume
Select NO_STAGE_CACHE so that ramstage is not cached for resume. Change-Id: I9ca71686e0f617bb24713ec9ba07b5255c218f66 Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: https://review.coreboot.org/14637 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/cpu/ti')
0 files changed, 0 insertions, 0 deletions