summaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_6ex
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-09-27 13:04:28 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-11-01 16:02:13 +0000
commit8d5b6747391919a8de05dd19308acc79f2b22659 (patch)
tree5a7149d7c0f8a53de9880daf20d93c5d2f5c7f3a /src/cpu/intel/model_6ex
parentfbca40c9cc127487e73a602bd2332bca866cdbdb (diff)
soc/intel/braswell: Set GNVS DPTE via devicetree
Introduce the `dptf_enable` devicetree setting to set the DPTE GNVS field, as newer Intel platforms do. Change-Id: I88b746c64ca57604f946eefb00a70487a2fb27c0 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/57988 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Frans Hendriks <fhendriks@eltan.com> Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Diffstat (limited to 'src/cpu/intel/model_6ex')
0 files changed, 0 insertions, 0 deletions