summaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_68x
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2010-10-04 20:43:55 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2010-10-04 20:43:55 +0000
commitcc0dc7f839f5ccc3361e186f6bbc4c9a48155c78 (patch)
tree0fbcf95cc8b393ccd6738020c951c205f586b374 /src/cpu/intel/model_68x
parent36455aade46a1ca44aa1387e1785e72519f7b82d (diff)
Add missing Intel Pentium II/III era CPU IDs.
Add links to the respective Intel specification updates or manuals where the IDs are listed. Mention the possible core steppings of each CPU ID. There are duplicate IDs in model_6xx and model_68x for now, not sure if those should be eliminated, but there were already duplicates before this patch, so that's probably an extra issue to look into. Abuild-tested. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5909 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/intel/model_68x')
-rw-r--r--src/cpu/intel/model_68x/model_68x_init.c18
1 files changed, 18 insertions, 0 deletions
diff --git a/src/cpu/intel/model_68x/model_68x_init.c b/src/cpu/intel/model_68x/model_68x_init.c
index 0cb7b415a0..7244693452 100644
--- a/src/cpu/intel/model_68x/model_68x_init.c
+++ b/src/cpu/intel/model_68x/model_68x_init.c
@@ -100,8 +100,26 @@ static struct device_operations cpu_dev_ops = {
.init = model_68x_init,
};
+/*
+ * Intel Celeron Processor Identification Information
+ * http://www.intel.com/design/celeron/qit/update.pdf
+ *
+ * Intel Pentium III Processor Identification and Package Information
+ * http://www.intel.com/design/pentiumiii/qit/update.pdf
+ *
+ * Intel Pentium III Processor Specification Update
+ * http://download.intel.com/design/intarch/specupdt/24445358.pdf
+ *
+ * Mobile Intel Pentium III/III-M Processor Specification Update
+ * http://download.intel.com/design/intarch/specupdt/24530663.pdf
+ */
static struct cpu_device_id cpu_table[] = {
{ X86_VENDOR_INTEL, 0x0680 },
+ { X86_VENDOR_INTEL, 0x0681 }, /* PIII, cA2/cA2c/A2/BA2/PA2/MA2 */
+ { X86_VENDOR_INTEL, 0x0683 }, /* PIII/Celeron, cB0/cB0c/B0/BB0/PB0/MB0*/
+ { X86_VENDOR_INTEL, 0x0686 }, /* PIII/Celeron, cC0/C0/BC0/PC0/MC0 */
+ { X86_VENDOR_INTEL, 0x068a }, /* PIII/Celeron, cD0/D0/BD0/PD0 */
+
{ 0, 0 },
};