summaryrefslogtreecommitdiff
path: root/src/cpu/intel/microcode
diff options
context:
space:
mode:
authorPaul Menzel <pmenzel@molgen.mpg.de>2020-10-12 01:29:12 +0200
committerNico Huber <nico.h@gmx.de>2020-10-17 13:34:33 +0000
commit138c1b864bf9745f084e2b7035204aaa3b5b983c (patch)
tree775256f6708a903b0454822606207fc9eca36e35 /src/cpu/intel/microcode
parentffbb4b2b11f2bb875fbaca0137615b592ba0cd9c (diff)
superio/nuvoton: Only set bit 7 of global CR 0x2a for COM A
Currently, when selecting SUPERIO_NUVOTON_NCT*_COM_A, the whole global control register 0x2a is written to 0x40. CR 0x2a defaults to 0xc0, so indeed bit 7 is cleared, but the device early init code might have set other bits in that control register, so setting it to 0x40 might override already set bits. So, only clear bit 7 and leave the other bits untouched. Fixes: f95daa510d ("superio/nuvoton: Add back Nuvoton NCT6776 support") Change-Id: I9ded9dab3985c4c8e5c45af354ef44af482e18c2 Signed-off-by: Paul Menzel <pmenzel@molgen.mpg.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46286 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/cpu/intel/microcode')
0 files changed, 0 insertions, 0 deletions