diff options
| author | Subrata Banik <subrata.banik@intel.com> | 2020-09-21 16:03:43 +0530 |
|---|---|---|
| committer | Subrata Banik <subrata.banik@intel.com> | 2020-09-27 03:03:25 +0000 |
| commit | aab8bb2bdfb1ca87df570e31791f6e4f6e3cc916 (patch) | |
| tree | acfc6103dfaa78d5f19d1bd9d654c19d34537fed /src/cpu/intel/hyperthreading | |
| parent | 8ff80b269d3e94c46d88c135f5f0e41e7c626905 (diff) | |
soc/intel/alderlake: Add GPIOs for Alder Lake SOC
Add definitions for the GPIO pins on Alder Lake LP,
as well as GPIO IRQ routing information and supporting ACPI ASL.
For now, add the following 5 GPIO communities and 13 GPIO groups:
Comm. 0: GPP_B, GPP_T, GPP_A
Comm. 1: GPP_S, GPP_H, GPP_D
Comm. 2: GPD
Comm. 4: GPP_C, GPP_F, GPP_E, GPP_HVMOS
Comm. 5: GPP_R, GPP_SPI0
Change-Id: I77b9dcc46aceaf530e2054c9cacd7b026ebbb96b
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/45571
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
Diffstat (limited to 'src/cpu/intel/hyperthreading')
0 files changed, 0 insertions, 0 deletions