summaryrefslogtreecommitdiff
path: root/src/cpu/intel/haswell/Kconfig
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-11-23 10:19:28 +0100
committerFelix Held <felix-coreboot@felixheld.de>2021-11-25 11:08:36 +0000
commit0bc4684f89e927c80c5af66ff4d223e89a8425c1 (patch)
tree73e3d3a1bab7879845ae0949939d9f1ec81d3b3a /src/cpu/intel/haswell/Kconfig
parenta7190ef2ec2081a5415d3078360a04f013face9f (diff)
soc/amd/stoneyridge: use SOC_AMD_COMMON_BLOCK_ACPI_GPIO
Stoneyridge uses the same GPIO bank peripheral as Picasso and Cezanne so we can use the common AMD SoC GPIO ACPI code. TEST=none Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ifa1fc923cd5b779765917b171b5a7222f18a176a Reviewed-on: https://review.coreboot.org/c/coreboot/+/59596 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src/cpu/intel/haswell/Kconfig')
0 files changed, 0 insertions, 0 deletions