summaryrefslogtreecommitdiff
path: root/src/cpu/amd/pi
diff options
context:
space:
mode:
authorLijian Zhao <lijian.zhao@intel.com>2018-05-07 16:40:41 -0700
committerPatrick Georgi <pgeorgi@google.com>2018-05-18 12:19:56 +0000
commit0e9bbcc90544c1c1be8007740fc988d953a578aa (patch)
tree6e4097d2c711ce7f7559116deb266deb0364dfc3 /src/cpu/amd/pi
parent65cbbe77ac8200d391cdb423c756bc93aabb16cc (diff)
intel/fsp: Update Cannonlake FSP header
Update Cannonlake FSP header to version 7.x.2E.50, the following changes were made, Memory Init UPD: 1. Add GDXC configuration options. 2. Remove some internal graphics memory selections. 2. Remove Fixed mid option for SaGv. 3. Add DualDimm per channel board type. 4. Remove PEG IMR options. Silicon Init UPD: 1. Add CD clock selections of 675MHz. 2. Remove Pcode PreWake/Rampup/RampDn time selections. 3. Remove C3 state demotion/unDemotion selections. BUG=None TEST=Build and boot up on meowth platform. Change-Id: I08ffb14df9f32089dbf44fa5bd3fc58a5bedb90d Signed-off-by: Lijian Zhao <lijian.zhao@intel.com> Reviewed-on: https://review.coreboot.org/26148 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu/amd/pi')
0 files changed, 0 insertions, 0 deletions