aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/amd/agesa/Makefile.inc
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-11-25 12:02:00 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2017-04-05 15:01:25 +0200
commitdf7ff31c5985d9c8e37c9f780c02c61e652181c0 (patch)
tree4c5cd7b2c6ee1eba6c6279b54c94f2bc5cf136fd /src/cpu/amd/agesa/Makefile.inc
parent13cf13587192ff82fbb3d060fe49fc677464c83b (diff)
AGESA: Move romstage main entry under cpu
As we now apply asmlinkage attributes to romstage_main() entry, also x86_64 passes parameters on the stack. Change-Id: If9938dbbe9a164c9c1029431499b51ffccb459c1 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/18624 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/cpu/amd/agesa/Makefile.inc')
-rw-r--r--src/cpu/amd/agesa/Makefile.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/amd/agesa/Makefile.inc b/src/cpu/amd/agesa/Makefile.inc
index 9853d63c5f..19f79756dc 100644
--- a/src/cpu/amd/agesa/Makefile.inc
+++ b/src/cpu/amd/agesa/Makefile.inc
@@ -27,6 +27,7 @@ ifeq ($(CONFIG_AGESA_LEGACY), y)
cpu_incs-y += $(src)/cpu/amd/agesa/cache_as_ram_legacy.inc
else
cpu_incs-y += $(src)/cpu/amd/agesa/cache_as_ram.inc
+romstage-y += romstage.c
endif
romstage-y += heapmanager.c