summaryrefslogtreecommitdiff
path: root/src/commonlib/mem_pool.c
diff options
context:
space:
mode:
authorSridhar Siricilla <sridhar.siricilla@intel.com>2021-03-14 09:12:12 +0530
committerPatrick Georgi <pgeorgi@google.com>2021-03-28 16:00:38 +0000
commit1ea938ca5e522cf0fbf93cbc8362b1ae58ec070f (patch)
treefa654300adb2b34c37f9e19774778718b0472d06 /src/commonlib/mem_pool.c
parentd1150fd6d76e76fd1ccf8ede0ca96de0c404073c (diff)
mb/intel/shadowwmountain: Enable CSE Lite SKU for shadowmountain
During the initial phases, the development and validation teams have to deal with both Consumer SKU and Lite SKU firmware. Having the support for CSE Lite enabled by default in coreboot helps in integrating both the SKUs. With this we only have to interchange the CSE region in the full BIOS image without having to worry about Kconfigs. Eases the build and integration flow. TEST=Verified build for Shadowmountain Signed-off-by: Sridhar Siricilla <sridhar.siricilla@intel.com> Change-Id: I2ebf4da1b8c1df2e9c43b6e3bb688a9f8db652d3 Reviewed-on: https://review.coreboot.org/c/coreboot/+/51496 Reviewed-by: Maulik V Vaghela <maulik.v.vaghela@intel.com> Reviewed-by: Rizwan Qureshi <rizwan.qureshi@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/commonlib/mem_pool.c')
0 files changed, 0 insertions, 0 deletions