summaryrefslogtreecommitdiff
path: root/src/arch/riscv/sbi.c
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-10-28 21:48:29 +0100
committerPatrick Georgi <pgeorgi@google.com>2021-01-21 11:27:27 +0000
commit8b0636e06f0e5e20022baaa57625c7c8d9c1457c (patch)
treeafc0da8b34258cbb478ef8df432de958cadba51f /src/arch/riscv/sbi.c
parent8e6f162cc0e8758d2d8853ece1b2d8a31e9bf313 (diff)
cpu/intel/haswell: Clean up CPUID definitions
The `mobile` suffix is misleading, since desktop CPUs share the same CPUIDs. Remove unused stepping IDs and add the full CPUIDs instead. Finally, add Broadwell CPUIDs in preparation for merging CPU code. Note that steppings for Haswell in various comments are incorrect. Tested with BUILD_TIMELESS=1, Asrock B85M Pro4 remains identical. Change-Id: I19e56b8826b1514550ae95e6363b0df2d08e3cb7 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46915 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/arch/riscv/sbi.c')
0 files changed, 0 insertions, 0 deletions