summaryrefslogtreecommitdiff
path: root/configs/config.google_reef_cros
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2019-09-11 10:32:31 +0530
committerPatrick Georgi <pgeorgi@google.com>2019-09-12 13:16:46 +0000
commit8cced29eed33285e0a086231c567f4633372f004 (patch)
treebbeb0fb7e11c76f0ef9a8fe2b3e70663ab3d66d5 /configs/config.google_reef_cros
parentd589c8681ebaa9b45168a23c8d3fe522e776b0f4 (diff)
soc/intel/cnl: Remove unnecessary FSP UPD “PchPwrOptEnable” usage
PchPwrOptEnable FSP UPD is for internal testing and not really available in externally released FSP source hence assigning this UPD using devicetree config dmipwroptimize doesn't do anything. TEST=Build and boot sarien/arcada. Change-Id: I6da2a088fb697e57d12008fa18bd1764b3da7765 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35323 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: V Sowmya <v.sowmya@intel.com>
Diffstat (limited to 'configs/config.google_reef_cros')
0 files changed, 0 insertions, 0 deletions