summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRui Zhou <zhourui@huaqin.corp-partner.google.com>2024-11-23 14:27:43 +0800
committerSubrata Banik <subratabanik@google.com>2024-11-25 04:12:17 +0000
commit4084e8f9d8d92f173e2836450944429c8619df37 (patch)
treefd5276c4e6bc0b8024036ffccc1754419e0d4645
parentbb7e2befa3da30f38858af08db7f9f22e967054d (diff)
Revert "mb/google/nissa/var/telith: Add 6W and 15W power limit parameters"
This reverts commit c89ccaf2816a781ae0acb997557aed7d8cf10b7c. Reason for revert: b:378775630#comment11 Intel believes that the AC only issue should be addressed head-on and the previous power limit default settings should be maintained. BUG=b:378775630 TEST=emerge-nissa coreboot chromeos-bootimage Change-Id: I9f8344288a1811bddce702c16a244e3d4a59f195 Signed-off-by: Rui Zhou <zhourui@huaqin.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/85276 Reviewed-by: Subrata Banik <subratabanik@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <ericllai@google.com>
-rw-r--r--src/mainboard/google/brya/variants/rull/overridetree.cb7
1 files changed, 1 insertions, 6 deletions
diff --git a/src/mainboard/google/brya/variants/rull/overridetree.cb b/src/mainboard/google/brya/variants/rull/overridetree.cb
index df89d09a25..d51fe0b659 100644
--- a/src/mainboard/google/brya/variants/rull/overridetree.cb
+++ b/src/mainboard/google/brya/variants/rull/overridetree.cb
@@ -141,13 +141,8 @@ chip soc/intel/alderlake
# Power limit config
register "power_limits_config[ADL_N_041_6W_CORE]" = "{
.tdp_pl1_override = 15,
- .tdp_pl2_override = 20,
- .tdp_pl4 = 45,
- }"
- register "power_limits_config[ADL_N_081_15W_CORE]" = "{
- .tdp_pl1_override = 15,
.tdp_pl2_override = 25,
- .tdp_pl4 = 45,
+ .tdp_pl4 = 78,
}"
device domain 0 on