diff options
| author | Jincheng Li <jincheng.li@intel.com> | 2024-06-20 15:48:25 +0800 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2024-09-30 11:17:18 +0000 |
| commit | 16110c077840a5baab7fcc1f0f61324c59fc68e3 (patch) | |
| tree | 0adad88450f04db81b557dd6b82a8b84f5e97d6b | |
| parent | db96c9634ee32278cf0f0b64e34d149de2b03298 (diff) | |
mainboard/intel/beechnutcity_crb: Update full IIO configuration
Change-Id: I7f4f5406df8ff82b8d3052ff0f370c280967affd
Signed-off-by: Jincheng Li <jincheng.li@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/84319
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
| -rw-r--r-- | src/mainboard/intel/beechnutcity_crb/config/iio.c | 38 |
1 files changed, 35 insertions, 3 deletions
diff --git a/src/mainboard/intel/beechnutcity_crb/config/iio.c b/src/mainboard/intel/beechnutcity_crb/config/iio.c index 117d604a2d..22c36e1a61 100644 --- a/src/mainboard/intel/beechnutcity_crb/config/iio.c +++ b/src/mainboard/intel/beechnutcity_crb/config/iio.c @@ -3,23 +3,55 @@ #include <soc/iio.h> static const struct iio_pe_config iio_config_table[] = { + {_IIO_PE_CFG_STRUCT(0x0, PE0, CB_IIO_BIFURCATE_x16xxxxx, PE_TYPE_PCIE) { + /* _IIO_PORT_CFG_STRUCT_BASIC(sltpls, sltplv, psn) */ + _IIO_PORT_CFG_STRUCT_BASIC_X16(0x0, 0x4B, 0x1), + _IIO_PORT_CFG_STRUCT_DISABLED, + _IIO_PORT_CFG_STRUCT_DISABLED, + _IIO_PORT_CFG_STRUCT_DISABLED, + _IIO_PORT_CFG_STRUCT_DISABLED, + _IIO_PORT_CFG_STRUCT_DISABLED, + _IIO_PORT_CFG_STRUCT_DISABLED, + _IIO_PORT_CFG_STRUCT_DISABLED, + }}, + /* * CB_IIO_BIFURCATE_x8x2x2x2x2 is first set to indicate how the IIO is bifurcated * then port settings are listed accordingly. The minimal port elements are x2. * If an x8 port is enabled, the neighboring 3 x2 port elements needs to be * disabled. */ - {_IIO_PE_CFG_STRUCT(0x0, PE0, CB_IIO_BIFURCATE_x8x2x2x2x2, PE_TYPE_PCIE) { + {_IIO_PE_CFG_STRUCT(0x0, PE1, CB_IIO_BIFURCATE_x8x2x2x2x2, PE_TYPE_PCIE) { /* _IIO_PORT_CFG_STRUCT_BASIC(sltpls, sltplv, psn) */ - _IIO_PORT_CFG_STRUCT_BASIC_X8(0x0, 0x4B, 0x1), + _IIO_PORT_CFG_STRUCT_BASIC_X8(0x0, 0x4B, 0x2), _IIO_PORT_CFG_STRUCT_DISABLED, _IIO_PORT_CFG_STRUCT_DISABLED, _IIO_PORT_CFG_STRUCT_DISABLED, - _IIO_PORT_CFG_STRUCT_BASIC_X2(0x0, 0x4B, 0x2), _IIO_PORT_CFG_STRUCT_BASIC_X2(0x0, 0x4B, 0x3), _IIO_PORT_CFG_STRUCT_BASIC_X2(0x0, 0x4B, 0x4), _IIO_PORT_CFG_STRUCT_BASIC_X2(0x0, 0x4B, 0x5), + _IIO_PORT_CFG_STRUCT_BASIC_X2(0x0, 0x4B, 0x6), }}, + + _IIO_PE_CFG_DISABLED(0x0, PE2), + _IIO_PE_CFG_DISABLED(0x0, PE3), + _IIO_PE_CFG_DISABLED(0x0, PE4), + _IIO_PE_CFG_DISABLED(0x0, PE5), + _IIO_PE_CFG_DISABLED(0x0, PEa), + _IIO_PE_CFG_DISABLED(0x0, PEb), + _IIO_PE_CFG_DISABLED(0x0, PEc), + _IIO_PE_CFG_DISABLED(0x0, PEd), + + _IIO_PE_CFG_DISABLED(0x1, PE0), + _IIO_PE_CFG_DISABLED(0x1, PE1), + _IIO_PE_CFG_DISABLED(0x1, PE2), + _IIO_PE_CFG_DISABLED(0x1, PE3), + _IIO_PE_CFG_DISABLED(0x1, PE4), + _IIO_PE_CFG_DISABLED(0x1, PE5), + _IIO_PE_CFG_DISABLED(0x1, PEa), + _IIO_PE_CFG_DISABLED(0x1, PEb), + _IIO_PE_CFG_DISABLED(0x1, PEc), + _IIO_PE_CFG_DISABLED(0x1, PEd), }; const struct iio_pe_config *get_iio_config_table(int *size) |