summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorTobias Diedrich <ranma+coreboot@tdiedrich.de>2010-11-12 20:46:02 +0000
committerPeter Stuge <peter@stuge.se>2010-11-12 20:46:02 +0000
commit5960fb3dbd5c942d3c11f06dcd0c55f940444260 (patch)
tree68a9a4d40e8740e25dab3f3d2ed4a04a06f75a3e
parente85e0c7c54aa6a3b32918fc218d585df70b23eda (diff)
mainboard/asus/m2v: Set DDR2 voltage to 1.8V
The power-on default is 1.95V, set the DDR2 voltage to standards-conforming 1.8V. I also measured with a multimeter to confirm this. Signed-off-by: Tobias Diedrich <ranma+coreboot@tdiedrich.de> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6066 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
-rw-r--r--src/mainboard/asus/m2v/romstage.c13
1 files changed, 13 insertions, 0 deletions
diff --git a/src/mainboard/asus/m2v/romstage.c b/src/mainboard/asus/m2v/romstage.c
index c807daf47a..4a9d5ccc12 100644
--- a/src/mainboard/asus/m2v/romstage.c
+++ b/src/mainboard/asus/m2v/romstage.c
@@ -194,6 +194,19 @@ static void m2v_it8712f_gpio_init(void)
giv++;
}
it8712f_exit_conf();
+
+ printk(BIOS_INFO, "it8712f gpio: Setting DDR2 voltage to 1.80V\n");
+ /*
+ * upper two bits of gpio_base+4 control ddr2 voltage:
+ * 11: 1.80V
+ * 01: 1.85V
+ * 10: 1.90V
+ * 00: 1.95V
+ *
+ * The lower six bits are inputs and normally read back as 1
+ * (except bit 2, which seems rather random).
+ */
+ outb(0xff, IT8712F_GPIO_BASE+4);
}
static void m2v_bus_init(void)